Home
last modified time | relevance | path

Searched refs:second_reg (Results 1 – 6 of 6) sorted by relevance

/aosp12/art/compiler/optimizing/
H A Dcode_generator_x86_64.cc4106 __ cmpl(second_reg, Immediate(-1)); in GenerateDivRemIntegral()
4111 __ idivl(second_reg); in GenerateDivRemIntegral()
4113 __ cmpq(second_reg, Immediate(-1)); in GenerateDivRemIntegral()
4118 __ idivq(second_reg); in GenerateDivRemIntegral()
4580 __ shll(first_reg, second_reg); in HandleShift()
4582 __ sarl(first_reg, second_reg); in HandleShift()
4584 __ shrl(first_reg, second_reg); in HandleShift()
4602 __ shlq(first_reg, second_reg); in HandleShift()
4604 __ sarq(first_reg, second_reg); in HandleShift()
4654 __ rorl(first_reg, second_reg); in VisitRor()
[all …]
H A Dcode_generator_x86.cc4011 __ cmpl(second_reg, Immediate(-1)); in GenerateDivRemIntegral()
4017 __ idivl(second_reg); in GenerateDivRemIntegral()
4615 DCHECK_EQ(ECX, second_reg); in HandleShift()
4617 __ shll(first_reg, second_reg); in HandleShift()
4619 __ sarl(first_reg, second_reg); in HandleShift()
4621 __ shrl(first_reg, second_reg); in HandleShift()
4642 DCHECK_EQ(ECX, second_reg); in HandleShift()
4644 GenerateShlLong(first, second_reg); in HandleShift()
4807 __ rorl(first_reg, second_reg); in VisitRor()
4821 DCHECK_EQ(second_reg, ECX); in VisitRor()
[all …]
H A Dcode_generator_arm_vixl.cc5239 vixl32::Register second_reg = RegisterFrom(second); in HandleShift() local
5241 __ And(out_reg, second_reg, kMaxIntShiftDistance); in HandleShift()
5277 __ And(o_l, second_reg, kMaxLongShiftDistance); in HandleShift()
5296 __ And(o_h, second_reg, kMaxLongShiftDistance); in HandleShift()
5315 __ And(o_h, second_reg, kMaxLongShiftDistance); in HandleShift()
8442 vixl32::Register second_reg = RegisterFrom(second); in VisitBitwiseNegatedRight() local
8447 __ Bic(out_reg, first_reg, second_reg); in VisitBitwiseNegatedRight()
8450 __ Orn(out_reg, first_reg, second_reg); in VisitBitwiseNegatedRight()
8697 __ And(out_reg, first_reg, second_reg); in HandleBitwiseOperation()
8699 __ Orr(out_reg, first_reg, second_reg); in HandleBitwiseOperation()
[all …]
H A Dintrinsics_x86_64.cc2815 CpuRegister second_reg = second.AsRegister<CpuRegister>(); in VisitIntegerDivideUnsigned() local
2822 __ testl(second_reg, second_reg); in VisitIntegerDivideUnsigned()
2828 __ divl(second_reg); in VisitIntegerDivideUnsigned()
H A Dintrinsics_x86.cc3276 Register second_reg = second.AsRegister<Register>(); in VisitIntegerDivideUnsigned() local
3283 __ testl(second_reg, second_reg); in VisitIntegerDivideUnsigned()
3289 __ divl(second_reg); in VisitIntegerDivideUnsigned()
/aosp12/art/runtime/verifier/
H A Dmethod_verifier.cc4082 uint32_t second_reg = arg[sig_registers + 1]; in VerifyInvocationArgsFromIterator() local
4083 if (second_reg != get_reg + 1) { in VerifyInvocationArgsFromIterator()
4086 << second_reg << "."; in VerifyInvocationArgsFromIterator()